Calisto: A Low-Power Single-Chip Multiprocessor Communications Platform

نویسندگان

  • John Nickolls
  • L. J. Madar
  • Scott Johnson
  • Viresh Rustagi
  • Ken Unger
  • Mustafiz Choudhury
چکیده

0272-1732/03/$17.00  2003 IEEE Published by the IEEE computer Society Telecom service providers are augmenting telephony networks with packetswitched networks, enabling converged voice, data, and multimedia transport over a single network infrastructure. However, the profound mismatch between circuit-switched telephony networks and packet-switched data networks makes providing converged voice and data services difficult. Voice over packet (VoP) services such as voice over Internet protocol (VoIP) must deliver the same high reliability and quality of service as the public telephone network while compensating for packet overhead, delay, jitter, and loss. VoP services require extensive signal processing for echo cancellation, voice coding, and modems. They also require packet relay services for signaling, tones, fax, and modem data. VoP and media gateways adapt voice, data, and multimedia traffic to work for different network types and provide packet-based services. Because services vary dynamically with each voice channel, gateways must support many different services concurrently and in real time. Gateway capacities range from tens to tens of thousands of voice channels. Calisto integrates the components of a multichannel gateway into a single-chip lowpower communications platform that uses multiprocessor parallelism supported by extensive on-chip memory systems. Its power efficiency and programmability enable high channel density and flexibility, achieving 30 times the density of prior designs within existing power and volume envelopes. Telecom providers are deploying two generations of Calisto architecture, the Broadcom BCM1500 and BCM1510, in enterprise and carrier-class communications systems.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Chip Multiprocessor Platform for Ultra-Low-Power Data-Driven Networking System: ULP-DDNS

An ultra-low-power networking protocol handling platform is urgently required to realize sustainable ad hoc communication over battery-operated devices in emergent situations without connectivity to the wired network infrastructure. In this paper, the data-driven principle is fully exploited as a basis of ultra-low power because of its on-demand control by which circuits are activated only for ...

متن کامل

Intermediate Achievement of Ultra-Low-Power Data-Driven Networking System: ULP-DDNS

Keeping essential communication under the minimum power is crucial in emergency environment. Power consumption will therefore be one of the most important issues to realize both platform and communication environment. This paper reports current status of a research project named "ultra-low-power data-driven networking system(ULP-DDNS)". ULP-DDNS project is aiming at development of data-driven n...

متن کامل

Multi-Grain Power Control Scheme in Ultra-Low-Power Data-Driven Chip multiprocessor: ULP-DDCMP

The authors are developing multi-grain power control scheme in ultra-low power data-driven chip multiprocessor (ULP-DDCMP) being suitable for a networking process in low power and a high performance. ULP-DDCMP consists of four ultra-low power CUEs (ULPCUE) and a token router distributing received packets to ULP-CUE by a round robin manner. ULP-CUE consists of an elastic self-timed pipeline (STP...

متن کامل

A Reconfigurable Multi-Processor Platform for Convolutional and Turbo Decoding

Future wireless communications networks require flexible modem architectures with high performance. Efficient utilization of application specific flexibility is key to fulfill these requirements. For high throughput a single processor can not provide the necessary computational power. Hence multiprocessor architectures become necessary. This paper presents a multi-processor platform based on a ...

متن کامل

3D Network-on-Chip with on-chip DRAM: an empirical analysis for future Chip Multiprocessor

With the increasing number of on-chip components and the critical requirement for processing power, Chip Multiprocessor (CMP) has gained wide acceptance in both academia and industry during the last decade. However, the conventional bus-based onchip communication schemes suffer from very high communication delay and low scalability in large scale systems. Network-on-Chip (NoC) has been proposed...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Micro

دوره 23  شماره 

صفحات  -

تاریخ انتشار 2003